Abstract
Introduction
The reuse of circuit designs is an essential tool to comply with shrinking time to market requirements in integrated circuits that at the same time increase in complexity to implement systems on a chip. The urge for implementing reuse capabilities is particularly intense in the analog field [1] . Automatic synthesis of analog circuits is a much hard problem than for the digital counterparts, due to the larger number of variables and interactions. Hence, analog automatic synthesis is much less developed than digital synthesis, further increasing the demands for experienced designer time in the analog field.
The reuse of circuit designs involves several aspects. One is technology migration, as one system or block changes the fabrication process, for example to exploit the benefits of scaled technologies for digital circuits. Other is the capability to apply a given circuit design to operate in different systems in the same technology, with necessarily changing performance or environmental (e.g. loading impedance) conditions.
The need for solutions to these problems has recently started to be addressed at the academic and commercial level, particularly the one of technology migration.
References [2, 3] and [4] deal with the issue of technology scaling. Some companies [5] have recently started to offer tools and services aimed at reuse and technology migration. The approach of reference [4] and those of company [5] have in common that they base their approaches on some kind of optimization loop that varies circuit parameters (e.g. transistor sizes and currents) coupled with intensive SPICE simulations that check the compliance with the specified performances. These approaches have the drawback of being "blind" procedures that are not able to take advantage of a careful optimization of design trade-offs that an skilled designer might have done in the original design. They also do not take into account the evolution of analog circuit performance aspects with scaling, and thus a priori do not exploit the advantages that might arise (e.g. the opportunity to move the operation point towards weak inversion).
The method proposed in [2, 3] is analytical and makes it possible to study the evolution of the different circuit aspects and choose the best strategy. References [2, 3] presented only simulation results as support for the proposed methodology. In this work we present experimental results of the application of the method proposed in [2] to a complete Miller OTA. In addition, we extend the analysis done in [2] to include additional performance aspects of analog circuits (slew rate and the current mirror frequency response).
Other aspect of the reuse of analog circuits is also analyzed in this work. It refers to the possibility of programming or "tuning" the circuit performance in order to suit different applications. The application of bias current tuning is analyzed for the migrated Miller OTA.
The paper is organized as follows. Section 2 briefly summarizes the method presented in [2] , highlights how it was applied to our circuit and discusses the evolution of additional performance parameters not covered in [2] with scaling. In section 3, the analytical results of the redesign of a Miller OTA from a 2.4µm to 0.8µm and 0.35µm technologies together with the experimental results obtained for the 2.4µm and 0.8µm technologies are presented. Section 4 discusses the application of bias 2 current tuning to this amplifier and Section 5 summarizes the main conclusions.
Redesign method based on the ACM model.
This work is based on the resizing rules [2] resulting from the application of the ACM (Advanced Compact Model) [6] model of the MOSFET transistor.
The nMOS transistor equations in saturation in the ACM model are given by:
where I D is the drain current; I S is a normalization current defined by
, with µ n the mobility, n the slope factor, C ox the gate oxide capacitance per unit area, U T the thermal voltage and W/L the transistor aspect ratio; and if is a normalized current associated with the level of inversion at the source of the transistor that verifies:
where V G and V S are the gate and source voltage referred to the substrate, V T0 is the threshold voltage at zero V S and n is the subthreshold slope factor.
The gate transconductance to drain current ratio is given by:
( )
From these equations the redesign rules are obtained [2] . The migration of technology implies the change of some parameters, as a result the following scaling factors are defined.
where VDD is the supply voltage, Lmin is the minimum transistor length of the technology, VE is the Early voltage that defines the small signal drain conductance, and subscripts 1 and 2 refer to the initial and target technology. Factors K are defined such that they are greater than 1 when technology 2 is a down scaled version of technology 1.
In article [2] , the redesign rules are derived considering the case of a MOSFET in a common source configuration (Fig. 1) . They are built so that the technology migration preserves constant the following performance data: the stage gain-bandwidth product, the maximum signal to noise ratio and the transistor's transition frequency.
Two scaling strategies are analyzed in [2] , channel length scaling and constant inversion level scaling. The most convenient proves to be the first one, particularly from the point of view of taking advantage of technology scaling to reduce power consumption. Applying this strategy, the redesign rules proposed in [2] are summarized in Table 1 . In some rows of Table 1 the limit cases that result when the transistor operates in weak inversion (WI) and strong inversion (SI) are shown to provide easily tractable results. Nevertheless the proposed method is general, allowing to determine the scaling factor for any inversion level. 
We will now analyze the evolution of two parameters of interest for analog design when these rules are applied. . In moderate inversion an intermediate situation arises. Therefore care must be taken on the evolution of this parameter since it tends to worsen with this scaling strategy.
In the method proposed in [2] , the size and current of all transistors of the circuit are scaled with the same set of rules. However, when we have a differential amplifier as the one shown in Fig. 2 , the current through the current mirror transistors is linked to the one through the differential pair. Then the scaling of the current mirror transistors current is fixed by the scaling of the differential pair current to keep the overall amplifier gain bandwidth constant. Therefore the current mirror scaling will not follow all the rules proposed above and will not keep constant the g m /C ratio that defines the current mirror pole.
Considering the rules for the scaling of L,W, µ and Cox the current mirror pole changes as: Considering the rule for if of the differential pair (if P ), given in Table 1 , the relationship between if P and if M is:
From these last equations it is possible to predict the behavior of the pole frequency after the redesign. Fig. 3 shows that if if P1 /if M1 <1, the pole frequency grows and the current mirror improves its performance. This is usually the case since due to matching considerations, the current mirror tends to be designed with a higher inversion level than the differential pair.
Redesign of a micropower Miller amplifier
The redesign of a micropower Miller OTA was calculated, simulated and experimentally tested on silicon. The example chosen comes from an industrial application. It is part of a sense channel of an implantable cardiac pacemaker, where it is applied to amplify and filter the cardiac signal to then determine whether the heart has spontaneously contracted. In this system the amplifier is applied with a fixed high closed loop gain. Thus it is not required that it would be stable in unity gain configuration. Therefore, as a mean to save consumption, and allowing for wide security margins, the amplifier was designed to have a 60-degree phase margin for a 20dB closed loop gain. This circuit was designed in a 2.4µm technology and must handle a 50pF load and operate from implantable device batteries from supply voltages of 2.8V down to 2V. Fig. 4 shows the amplifier schematic diagram. The redesign methodology proposed in [2] was applied to this amplifier, re-targeting it for 0.8µm and 0.35µm technologies. In addition, the resulting design in the 0.8µm technology was fabricated and tested. Since the intended application (implantable devices) has a fixed supply voltage determined by the used batteries, the redesign was done keeping fixed the supply voltage (KV=1). The rest of the scaling factors were as follows: 0.8µm technology: KCox=2.56, KL=3.75, KEn (KEp) = 5.52 (2.78), Kµn (Kµp) = 1.29 (1.50); 0.35µm technology: KCox=5.47, KL=8.57, KEn (KEp) = 10 (6), Kµn (Kµp) = 1.60 (1.92). Table 2 compares the calculated amplifier characteristics in each of the technologies. Simulation results are compared in Fig. 5 for the three technologies. Experimental results are compared in Fig. 6 and Table 3 for the 2.4µm and the 0.8µm technologies. From these results, the very good performance of the scaling method can be appreciated. The parameter that presents a larger spread is the DC gain. This was expected since this parameter depends on the ill modeled and highly variable output conductance. Though only one sample was characterized to this regard, the offset is similar in both technologies.
1 Measurement result for only one sample. 
Amplifier reuse through bias current tuning
This section evaluates the feasibility of applying the reference bias current of the whole amplifier as an adjustment parameter to tune an existing amplifier performance to suit different applications and hence save design time.
The essential issue is that the exponential dependence of current on voltage in the weak and moderate inversion regions, implies a very low dependence on gate voltage on current and is also reflected on a flat g m /I D versus I D curve, and a quasi constant saturation voltage. Then, a design in these regions of operation of the MOS transistor can have the speed (gain bandwidth, slew rate) versus consumption trade-off customized by changing the reference bias current for all the design while preserving acceptable operation in all the other aspects (input common mode range, output swing, phase margin, ...).
This was verified through simulations of the amplifier redesigned for 0.8µm technology in Section 4. Table 4 compares the calculated performance and the SPICE simulation results applying the BSIM3v3 model with parameters supplied by the foundry. The supply voltage is 2V.
Conclusions
The redesign rules proposed in [2] were applied in a micropower Miller OTA. Calculation, simulation and experimental results were checked against the original design. The results experimentally support the validity of this redesign technique. The impact of the redesign method on two additional performance aspects (slew rate and current mirror frequency response) was analyzed. The results show that the proposed method decreases the slew rate and hence this is an aspect to look after in the resulting design. Regarding the current mirror frequency response, our analysis show that if the current mirror transistors were originally designed to work in stronger inversion than the differential pair transistors, the current mirror pole frequency increases, preserving a good overall frequency response.
Finally, the possibility of applying the bias current as a tuning parameter to customize an existing design for different applications was analyzed. The simulation results confirm that for weak and moderate inversion designs, this approach works very well in various orders of magnitude of bias current, and, hence, transition frequency and slew rate values.
